Abstract-A system-level electromagnetic (EM) modeling tool combining a three-dimensional (3-D) full-wave finite-element EMfield analysis tool and a time-domain electric-circuit simulator is developed and applied to various geometries such as multilayer printed circuit boards (PCB's), signal lines embedded in a PCB or package, and split power-distribution network. Since the signal integrity is a primary concern of high-speed digital circuits, the noise distributions on various circuit planes are evaluated from the analysis. These noise distributions, often called noice maps, are utilized to identify the location of the major source of simultaneous switching noise (SSN). This information can eventually be adapted for optimum placement of decoupling capacitors to minimize the noise fluctuations on the various circuit planes on an entire PCB.
I. INTRODUCTION
A S THE operating frequency of high-speed digital circuits (such as high-performance microprocessors) reaches up to gigahertz range, the switching noise (or noise) causes serious system malfunctions. This problem continues to grow as the clock speed of circuits increases. The speed of microprocessors become almost doubled with each new microprocessor generation, yet in the personal computer (PC) market it is unacceptable to allow the design cost to increase by a similar amount. Effective and low-cost noise reduction techniques are, therefore, necessary to minimize the impact of noise on system cost. As a result, the identification and effective suppression of the simultaneous switching noise (SSN) in the high-speed high-density digital circuits have become of critical importance.
In view of the importance of the effect of SSN, several attempts have been recently made to identify and characterize the SSN using various approximate equivalent-circuit models or experimental data [1] , [2] . Further to this, with the ever increasing need for electromagnetic (EM) modeling of high-speed digital circuits and packages [3] , various fullwave EM-field simulators such as the finite-element method (FEM), finite-difference time-domain (FDTD) method, and the transmission-line matrix (TLM) method are applied for more rigorous and accurate characterization of packages and highspeed digital circuits [4] - [15] . However, these full-wave tools are computationally expensive, and thus, limited to relatively simple structures.
Having realized the limitations of the equivalent circuit approaches as well as full-wave techniques on accurate and efficient modeling of digital circuits and packages, a new systematic EM-modeling methodology is proposed in this paper, and the modeling capability of the technique is proved by characterizing several practical geometries including a test vehicle. In this methodology, the seemingly contradictory goals of modeling accuracy and global analysis efficiency have been reconciled through a divide-and-conquer strategy, namely micro-and macro-modeling. The modeling accuracy is insured from the accurate full-wave EM-field simulator and the three-dimensional (3-D) FEM, and the global-analysis efficiency is achieved from the well-established time-domain circuit simulator HSPICE.
It is intended that this technique will be used to evaluate and optimize the value and placement of the decoupling capacitors for the suppression of SSN. Using this technique, the voltage distributions on the power and ground planes (noise maps) of PCB's are easily computed, and these noise maps are used to optimize the placement of decoupling capacitors as well as the pin outs of the component packages. Moreover, the driving point impedance of a whole PCB can be extracted from the voltage and current information on the noise maps. In Section II, the proposed hybrid technique is presented in detail in an effort to effectively analyze the power distribution networks of complex high-speed digital systems.
II. SYSTEM-LEVEL EM MODELING
In view of the excessive computational requirement of 3-D full-wave EM-field simulators on one hand and modeling inaccuracy of the over simplified equivalent circuit models on the other, the characterization of high-speed digital circuits and packages requires a new systematic EM-modeling strategy. Such an approach has been presented in [16] and is summarized herein for the sake of completeness. In this approach, a given PCB or package is divided into a number of smaller rectangular units-so-called "tiles"-using a nonuniform gridding algorithm. Upon completing the gridding procedure, all of the important features of the geometry, such as via holes, signal lines, or gaps have to be captured in a way that each tile contains only one kind of discontinuity element. By following the above guideline, the accuracy of the modeling procedure is ensured due to the accurate tile equivalent circuits. The flexibility is also increased due to the standard shape of tiles. For example, if a given PCB has power and ground pin's to be modeled accurately, the minimum required number of tiles becomes so that each tile represents one power or ground pin. When a given PCB has multiple power, signal, and ground layers, the exactly same gridding procedure can be applied to generate 3-D tile-interconnection topology.
After the required set of tiles has been generated for a given PCB and a chip package, an appropriate lumped equivalent circuit model for each tile is derived from a rigorous EMfield simulation and appropriate microwave network theory. Specifically in this study, the 3D-FEM based on tetrahedral subdomain elements and linear edge basis functions is employed to derive accurate equivalent circuit models for vertical interconnection geometries. Since the PCB and the package have multiple power, ground, and signal pin's passing through different vertical layers, derivation of an accurate equivalentcircuit model of the vertical interconnects becomes a crucial step for efficient noise modeling.
While utilizing the FEM for vertical interconnects, microwave circuit theory has been applied to derive lumped equivalent circuit models for simpler structures, such as the power/ground plane, uniform signal lines, and gaps in the power distribution layers. After all the equivalent circuits corresponding to the defined tiles have been derived, these circuits are electrically interconnected to form a 3-D SPICEtype lumped equivalent circuit. Current or voltage sources are inserted into the network in addition to the connector configuration for the simulation of the actual situation.
The final stage of the proposed system-level EM modeling of high-speed digital integrated circuits (IC's) and packages is a time domain circuit simulation using a well-known SPICEtype simulator. The output of the simulation predicts potential fluctuations on the power and ground planes, noise maps, driving point impedance, and time domain noise signals on any power and ground pin's. These data provide valuable information for the efficient and cost-effective placement of decoupling capacitors to minimize the SSN in the circuits. The overall EM-modeling procedure for digital circuits and packages is illustrated in Fig. 1 .
III. TILE EQUIVALENT CIRCUITS
As mentioned above, there are several distinctive tiles forming the basic building blocks of the accurate EM-modeling procedure. Power/ground plane, power/signal/ground plane, power/ground pin, and gap in the power or ground plane are the most frequently encountered form of tiles in the high-speed digital packages and interconnects, as illustrated in Fig. 2 . In this section, a brief summary of the equivalent circuits for these tiles are given [16] , [17] .
A. Power/Ground-Plane Tile
The power distribution networks of complex high-speed digital system often consist of two conducting planes-power and ground planes-connected to system reference potentials through connector. This set of planes provides a basic tile element-a so-called power/ground-plane tile-and does not include any signal lines or vertical interconnects. Using the fact that any arbitrary current flowing on the power and ground planes can be decomposed into two orthogonal components, an equivalent circuit for the tile can be derived as a four-port network, as shown in Fig. 3 .
The inductive elements on the upper and lower planes represent the effects of two orthogonal current paths on the power and ground planes, while the capacitive element at the center represents the stored electric energy between the two conducting planes. Also note that resistive elements are inserted in series to the inductive elements to take into account the effect of conductor and dielectric losses.
The inductive and resistive elements in the lower layer corresponding to the ground plane are designed to simulate both the actual current flowing on the ground conducting surface and the resulting possible potential fluctuations. The ground plane is, therefore, no longer assumed to bear an ideal potential distribution equal to absolute zero. With this type of equivalent circuit for the power/ground-plane tile, possible SSN or noise due to the nonideal ground plane can be fully identified.
For th tile having dimensions and in the -and -direction, respectively, the values of the equivalent inductive, capacitive, and resistive elements are found at the given frequency as follows:
where is the distance between the planes, is the dielectric constant of the material, and is the conductivity of the metal planes. These equations are valid when the electrical dimensions of the tile are much smaller than the wavelength of the operating frequency, i.e., where , is the speed of light in vacuum. In most practical high-speed digital circuits, signals contain very wide-band frequency components due to their rectangular or trapezoidal shapes having very short rise and fall edges. As a result, extracting the values of the equivalent circuit at a certain frequency point may not lead to accurate noise prediction. However, if the size of a tile is much smaller than the wavelength of significant frequency component contained in the signal (as happened in most of the examples presented in this paper), the inductive and capacitive values become frequency independent. 
B. Power/Signal/Ground-Plane Tile
In many multilayer PCB's and packages, signal lines are embedded in the power and ground planes to achieve good isolation between the signal layers. The signal lines lying in the middle of the two conducting planes can be considered as a stripline having characteristic impedance . For a relatively narrow signal line, the current path along the signal line can be replaced with series inductance and resistive elements, while the interaction between the signal line and upper and lower conducting planes is modeled through the capacitive coupling as shown in Fig. 4 .
The values of the series inductance and shunt capacitances for th tile can be found as
where is the characteristic impedance of a stripline of width [18] . Similar to the previous power/groundplane tile, the above equations are valid only when the electrical size of a tile is much smaller than the wavelength of the significant frequency component contained in the signal, i.e., . It is important to understand how two different types of tiles are interconnected at the interface. For example, the power/ground and power/signal/ground tiles can be interfaced by connecting the node on the top layer in one tile to the node on the top layer in the other tile, while the node in the bottom layer is connected to the corresponding node in the neighboring tile. The nodes on a signal line are not connected to neighboring nodes unless there is direct current path. As a result, the overall tile equivalent circuits form 3-D lumpedelement network.
C. Power/Ground Pin Tile
In a multilayer PCB and packaging environment, the vertical interconnect such as the power and ground pin's is one of the essential and most frequently encountered circuit component. Consequently, the efficient and accurate modeling of a vertical interconnect becomes a key to successful prediction of the performance of the high-speed high-density circuits. Based on physical intuition, an equivalent circuit to this structure is devised having elements, as shown in Fig. 5 . The inductive elements in the circuit correspond to the lead inductance, while the capacitive element represents mutual coupling between the lead and the opening in the upper plane. The values of the inductors and capacitor can be derived from the 3-D full-wave EM-field simulators, such as the 3-D FEM and FDTD method, or analytical method [19] - [26] . Particularly, in this study, the 3-D FEM is employed to discretize the vertical interconnect into a number of subdomain tetrahedral elements, and scattering parameters are calculated over a wide frequency range. The resulting -parameters are compared with those of the equivalent circuit to determine appropriate inductance and capacitance values [15] .
In general, the lead inductance is proportional to the length of the lead and inversely proportional to the radius of the vertical lead , i.e., and . When there is a via pad, the total inductance of the via structure is attributed from both the pad inductance as well as from the via itself. The capacitance due to the opening in the upper plane mainly depends on on upper and lower sides and reveals a square-root dependency, i.e.,
. Also, the coupling capacitance sharply increases as the radius of the lead approaches that of the opening. On the contrary, as the size of the opening increases, the via capacitance decreases. 
D. Gap (Slit) Tile
In many multilayer PCB structures, conducting planes are split into two or more regions to reduce overall switching noise. For the modeling of the effect of gaps in split planes, capacitive elements which correspond to the parasitic electric energy stored in the gap region are employed, as shown in Fig. 6 . Due to the discontinuity of the structure, there are no conducting currents flowing across the gap allowing the capacitive effect to be a dominant one. The gap tile is implemented by removing inductive elements from the power/ground-plane tile and instead inserting the capacitors corresponding to gap and parasitic electric fields.
Accurate values or equations of the gap and parasitic capacitances and can be determined from the equivalent circuit of a microstrip gap discontinuity geometry found in [27] - [31] . In this study, the following equations are derived from functional approximations and are employed by [31] for a symmetrical structure: for an open circuit with conductor width can be found in [32] . The normalized terminal capacitance reduces with decreasing and approaches a value of in picofarad/millimeter for large conductor width . In (7) and (8), is in picofarad and in millimeter. The above equations are valid for the ranges 0.1 3.0 and 0.2 , for substrate permittivities 6.0 13, and in the frequency range 0 12 GHz mm. For a substrate having outside of the valid region, the capacitances can be estimated with . In our modeling procedure, the above constraints are carefully enforced during the tiling procedure unless otherwise specified.
It can be seen that and approximately increase linearly with for constant and . Note that for large values of , approaches to zero, corresponding to an open circuit. On the other hand, as approaches to zero, the value of the parasitic capacitances becomes smaller. When the gap spacing becomes much larger than the tilewidth , the gap tile is modeled as an open circuit having only parasitic capacitance .
IV. NUMERICAL RESULTS
In this section, by using the proposed system-level EMmodeling technique, several interesting and practical geometries are modeled to characterize SSN on multilayer PCB and packaging environment. Firstly, the effect of splitting the top plane into two regions is modeled, and resulting potential fluctuations on top and bottom planes are computed. Secondly, a test vehicle having eight layers of power, signal, and ground planes is fully modeled and compared with the voltage measurement on various places. The effects of signal lines embedded between the power and ground planes are also closely examined with an actual buffer model. 
A. Split PCB
In this section, a 64 mm 64 mm PCB is modeled with 26 28 nonuniform tiles. As shown in Fig. 7(a) , the upper plane is split into two regions. The gap spacing and the thickness of the substrate are 2.54 and 0.2 mm, respectively, and the relative dielectric constant of the material is 2.5. 14 short-circuit pin's modeled as inductive elements are also placed at the central region to reduce the overall noise levels on top and bottom planes. For the excitation of the structure, one current source is supplied as shown in Fig. 7(a) and the input current waveform is designed to have 100-mA magnitude and 0.5-ns rise and fall time. In view of high-frequency components contained in the signal, the equivalent circuits are extracted at GHz. Also, a connector providing 2.5 and 0.0 V on the top and bottom planes is placed at the front side of the PC board.
After the EM modeling of the overall geometry, an efficient circuit simulation is exercised to derive the potential distribution on the top and bottom planes. After 10 ns of time-domain simulation, the peak-to-peak values at each grid point on the top and bottom planes and the corresponding noise maps are derived, as shown in Fig. 7(b) . The maximum noise on those planes are 47.7 and 66.7 mV, respectively, at the position of the current source. As can be observed, there is clearly a potential difference between the top two planes due to the 2.54-mm gap region revealing effective noise immunization of splitting PCB's.
B. Eight-Layer Test Board
For the proof of the accuracy as well as efficiency of the proposed approach, an eight-layer test vehicle, shown partly in Fig. 8 , is fully modeled and the noise level is measured under a controlled environment. To minimize the measurement errors and uncertainties, multiple CMOS drivers are simultaneously switched, as shown in Fig. 9 , and the voltage differences between the power and ground planes at various locations are measured and compared with the modeled results. For accurate and efficient modeling, the test PCB is discretized into a number of tiles (34 37 nonuniform tiles) and 64 ideal triangular current sources are simultaneously excited between the power and ground pin's at various places. Those 64 sets of power and ground pin's form two groups (32 in each group) and each aggregated current source group is located in the upper left and right corner of the chip area, as shown in Fig 9. For simulation purposes, ideal current sources having 0.8-ns rising and falling times are used and its frequency content are shown in Fig. 10 . The triangular shape of the input currents with 15-mA magnitude is estimated from the actual CMOS driver. Note that the Fourier components in the input current signal span up to near gigahertz range due to the fast edge rates.
As shown in Fig. 11 , simulation has been performed and the voltage waveforms at two different locations denoted as and are compared with the measurement data. These measurement points are located in the upper right corner of the chip area. The overall simulation, including tiling procedure and circuit simulation, took about 3 h on an HP 9000/735 workstation with 130-Mbytes memory usage. As can be observed from the voltage waveforms, the measurement and simulation results reveal very good agreement even for the small details. This agreement supports the validity and effectiveness of the proposed system-level EM-modeling technique. In addition, noise maps (peak-to-peak values) on the power and ground planes are illustrated in Fig. 12 and the maximum values on the power-and ground-plane noise maps are found as mV and mV, respectively. Note that the minima in the noise maps correspond to the connector locations which provide constant potentials.
C. Signal Lines
After the verification of the accuracy of the proposed modeling procedure, in this section the effects of nonlinear drivers and signal lines terminated with capacitive loads are simulated, using the power/signal/ground-plane geometry designed with one signal line, as depicted in Fig. 13 . The geometrical factors of the PCB are similar to those of the previous test vehicle and the signal line is placed in the middle of the substrate. The buffer model used in this study has three terminals, such as , and output, and those are connected to 0.001 resistors, , , and , respectively, while an input excitation having 0.4-ns switching time is embedded in the driver model. In the buffer model, p-and n-channel CMOS look-up tables are used to simulate the actual transistor characteristics.
After 30-ns transient analysis, the current waveforms at the output resistor and capacitive load are examined first, as illustrated in Fig. 14 . As can be identified from the current waveforms, there is a slight reflection at the beginning of the signal line due to the impedance mismatch and the phase of current at the capacitor is reversed. Also, Fig. 15 shows the voltage waveforms on the power and ground planes revealing ground bounce caused from a nonideal ground plane. The potential difference between the power and ground planes can be considered as noise if that is not constant and equal to the connector potential, which in this case is 2.5 V.
V. CONCLUSIONS
This paper has presented a system-level methodology for the modeling and analysis of digital IC packages and PC boards. In this methodology, the seemingly contradictory goals of modeling accuracy and global analysis efficiency are reconciled through a divide-and-conquer process. Accuracy is insured by performing detailed EM-field analysis on appropriately chosen small sections of the PCB and package to create lumped electrical equivalent circuit models. These models are subsequently combined with models for chip current drivers and package leads to produce an electrical simulation model for the PCB power distribution subsystem. A circuit simulator is then used to exercise this model under a variety of current excitation conditions to yield noise maps that indicate the variation in power and ground potential as a function of location on the PCB.
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